library verilog;
use verilog.vl_types.all;
entity STRTUP is
    port(
        UCLK            : in     vl_logic
    );
end STRTUP;
